EXHIBIT E

REDACTED

MANY-MILLION CORE PROCESSORS AND THEIR APPLICATIONS

JOE BATES
SINGULAR COMPUTING LLC
CAMBRIDGE, MA

CARNEGIE MELLON COMPUTER SCIENCE DEPT MIT MEDIA LAB (PAST)

joe@singularcomputing.com

JANUARY 2014

Confidential, per Google/Singular MNDA, March 2011

with floating point arithmetic


that is "99% correct"

(e.g. $1.0 + 1.0 = 1.98 \dots 2.02$)

"Approximate Computer"


2 surprises

January 2014



- (e.g. MPP, MasPar, CM, ...) with 256,000 cores on chip (1Taflop/watt) Add memory, repeat across chip: classic mesh-connected SIMD
- Usual CPU drives and collaborates with grid
- fundamentally familiar, single threaded programming model
 - tools, algorithms, papers, proceedings, books from the 80s
- Mesh naturally scales, e.g.
- embedded: 10K cores, 1 Tflop, sub-watt, few \$ in volume
 - server: 50M cores, 10 Pflop, single rack

January 2014



- SIMD, on-chip comm local, small local memory, off-chip bandwidth, Massive SIMD well known - hardware constraints are manageable for varied important tasks
- But approximate arithmetic is new
- Surprise #2: high precision CPU managing low precision workers
 - can yield high precision results (like CPU)
- but with economics (\$, power, size) of the low precision hardware
- for varied tasks
- In particular:
- overall results can be far more accurate than individual operations errors need not compound,

SOFTWARE EXAMPLE: K-NEAREST NEIGHBOR

Workers find several best, CPU picks true best from these:

of art

Gaussian (μ =0, σ =1) shown - Uniform(0..1) is similar

Hardware limitations overcome using almost no extra time or energy.

January 2014

Singular Computing - Confidential, per Google/Singular MNDA

ieee fp



original

(RICHARDSON-LUCY DECONVOLUTION)

DEBLURRING



approx





blurred

Above has 1% error - but collaborating with CPU, can get 100x better (.01%) using 2x time

Singular Computing - Confidential, per Google/Singular MNDA

January 2014

GOOG-SING-00032382

CONFIDENTIAL

MIT MEDIA LAB

MOTION DETECTION

FIXED CAMERA - GMM BACKGROUND SUBTRACTION



approx


ieee fp


Sometimes no code change needed -- above pixel error rate 0.0014%


January 2014

Singular Computing - Confidential, per Google/Singular MNDA

,







Simple methods often work well - sophisticated algorithms may come later

January 2014

Singular Computing - Confidential, per Google/Singular MNDA

SANDIA NATIONAL LABS

SYNTHETIC APERTURE RADAR

SAR image ⇒ high precision inverse 2D FFT (pseudo phase history) ⇒ Singular 2D FFT to form image



87% of pixels within +/-2 (of 255) -- Mean pixel error $\sim 0.5\%$

Don't need to stay away from "math" tasks

7

GOOG-SING-00032385

Singular Computing - Confidential, per Google/Singular MNDA

January

FEATURE BASED TRACKING ONR / CHARLES RIVER ANALYTICS



CPU + Singular

- cpu, bus, accelerator (in emulation) -Analysis of system on right

CPU quality results,

few \$ chip

89x frame rate, 72x less power

 \Rightarrow 6400x better speed/power than CPU alone

January 2014

Singular Computing - Confidential, per Google/Singular MNDA CONFIDENTIAL

DEPTH MAP FROM STEREO VISION CARNEGIE MELLON (TAKEO KANADE)











approx

ieee fp

Most differences in sky/shadow, where both methods unreliable. Initial results: 78.4% of pixels have the same depth.

522

Singular Computing - Confidential, per Google/Singular MNDA

SET

521

SII 501 \$6 \$8 SZ

SS

51 SE SZ SI S

9 SI 52

51 55

DEEP LEARNING

AND OTHER "NEURAL" MODELS

internal research, UC Berkeley, MIT, and others Multiple efforts in progress:

Believe can do varieties of large scale learning making efficient use of the hardware e.g. backprop, fully connected, 10 layers, 10K units/layer, efficient streaming of large data sets


STATUS

- Program in standard languages, C, Matlab, ... (build kernels in code, like OpenG
- Understandable programming model; varied software surprisingly feasible; approximate hardware need not mean approximate results
- 100x speed per watt (or \$) compared to GPU, FPGA, DSP, ARM (5000x CPU)
- Building hardware prototypes DARPA/MTO
- Cadence, Singular, Intrinsix, MOSIS, GlobalFoundries, BAE, CMU, Berkeley
 - chips: 25mm^2 , 40 nm, 2500 cores, $150 + \text{MHz} \Rightarrow \text{goal} \sim 500 \text{Gaflops}$, 1 W
- systems: ARM + FPGA + 16 Singular ASICs (40K cores in shoebox)
- systems. Fixed + 10 Singular ASICS (± 0 X 0) ≈ 10 Singular Use by BAE, CMU, Berkeley, elsewhere \Rightarrow intending selective open accessive $\frac{8}{100}$
- Promising domains:

image processing/vision

speech recognition (embedded or at data center, also noise/focus in front end), deep learning (low power embedded forward, or large scale training), compression, optimization, ...

CONFIDENTIAL



16

17

18

January 2014

CONFIDENTIAL